Variable Sequence Detector and Display Module ~ Spring 2011
This was the final project for Digital Systems Lab. We had to design a system on an FPGA that would listen for its address to be sent, and then act upon the data. The lab report and the pictorial user guide of the FPGA are available to be downloaded.
|
Download Files
| ||||